Probabilistic Bottom-Up RTL Power Estimation
نویسندگان
چکیده
We address the problem of power estimation at the register-transfer level (RTL). At this level, the circuit is described in terms of a set of interconnected memory elements and combinational modules of different degrees of complexity. We propose a bottom-up approach to create a simplified high-level model of the block behavior for power estimation, which is described by a symbolic local polynomial. We use an efficient gate-level modeling based on the Polynomial Simulation method and ZBDDs. We present a set of experimental results that show a large improvement on performance and robustness when compared to previous approaches.
منابع مشابه
SPAF: A System-level Power Analysis Framework
Accurate and efficient power analysis capability at the system-level is an essential ingredient for developing a successful SoC or processor design methodology. Our work presents a \textbf{system-level power analysis} framework that facilitates architectural exploration through a quick and sufficiently accurate power estimation capability. Developing a power analysis framework at systemlevel re...
متن کاملRTL Power Estimation for Large Designs
The increasing demand for portable electronic devices has led to emphasis on power consumption within the semiconductor industry. As a result, chip designers are now forced to consider the impact of not only speed and area, but also power throughout the entire design process. Power reduction has to be addressed at every design level, like system, RTL, gate and transistor-level where most power ...
متن کاملApplying Point Estimation and Monte Carlo Simulation Methods in Solving Probabilistic Optimal Power Flow Considering Renewable Energy Uncertainties
The increasing penetration of renewable energy results in changing the traditional power system planning and operation tools. As the generated power by the renewable energy resources are probabilistically changed, the certain power system analysis tolls cannot be applied in this case. Probabilistic optimal power flow is one of the most useful tools regarding the power system analysis in presen...
متن کاملEfficient RTL Power Estimation for Large Designs
The adoption of register-transfer level (RTL) sign-off in ASIC design methodologies, and the increasing scale of system-on-chip integration, are leading to unprecedented accuracy and efficiency demands on RT-level estimation tools. In this work, we focus on the deployment of a simulation-based RTL power estimation tool in a commercial design flow, and describe several enhancements that improve ...
متن کاملA Hybrid Power Model for RTL Power Estimation
We propose a hybrid power model for estimating the power dissipation of a design at the RT-level. This new model combines the advantages of both RT-level and gate-level approaches. We investigate the relationship between steadystate transition power and overall power dissipation. We observe that, statistically, two input sequences causing similar amount of steady-state transitions will exhibit ...
متن کامل